Abstract Preview

Here is the abstract you requested from the IMAPS_2008 technical program page. This is the original abstract submitted by the author. Any changes to the technical content of the final manuscript published by IMAPS or the presentation that is given during the event is done by the author, not IMAPS.

Evaluation of Innovatie Nano-Coated Stencils in Ultra-Fine Pitch Flip Chip Bumping Processes
Keywords: Flip chip bumping, nano-coated stencils, fine pitch
Stencil printing of solder paste as a cost-effective and reliable technology for wafer bumping keeps in good pace with the fast evolution of back-end packaging designs. Our wafer bumping research activities follow the same path as indicated by the current industrial road maps for further pitch reduction capability in Ultra Fine Pitch (UFP) area (<120m for peripheral arrays). Although solder paste stencil printing technology in world production facilities is currently being used up to 130m for peripheral and 150m for area arrays, our studies investigate even lower pitch limits up to 80m pitch flip chip bumping. The proposed study brings into light new developments in laser-cut stainless steel stencils with the introduction of nano-coatings to the bottom stencil surface and on the wall surface of the stencil apertures. The nano-coating treatment follows after the laser-cutting process. Results show the great potential of nano-treated stencils to paste release from stencil apertures designed for common SMT printing applications as well as for high-end flip chip bumped wafers. The improvement of paste release properties for all paste types results in lowering the design aspect and area ratios for effective paste printing and thereby offering the opportunity to print pastes even from very fine apertures especially in the case of Ultra-fine-pitch (UFP) printing where very small pitches do not allow the design of larger apertures. In addition, the use of nano-coated stencils reduces significantly the interval of paste cleaning from the stencil apertures due again to better paste release. This in turn has great benefits to wafer bumping throughput and overall process cycle. In the proposed study, bumping results of a 6 inches wafer with peripheral pads at 80m pitch will be shown. The results will be shown on a comparative basis of a laser-cut and a nano-coated stencil. Very fine apertures of 40mx90m have been designed and state-of-the-art 20m thin stencils have been used. Paste printing at 80m UFP has used a newly developed type 8 (2m-8m) lead-free solder paste. Bumping results at 80m pitch will be compared from both stencils in terms of bump height, bump uniformity, yield, defect rate, stencil integrity and bumping process stability.
Dionysios Manessis, Principal Technology Scientist
Technical University Berlin/Fraunhofer IZM Berlin
Berlin 13355,

  • Amkor
  • ASE
  • Canon
  • Corning
  • EMD Performance Materials
  • Honeywell
  • Indium
  • Kester
  • Kyocera America
  • Master Bond
  • Micro Systems Technologies
  • MRSI
  • Palomar
  • Promex
  • Qualcomm
  • Quik-Pak
  • Raytheon
  • Specialty Coating Systems
  • Technic