Here is the abstract you requested from the IMAPS_2008 technical program page. This is the original abstract submitted by the author. Any changes to the technical content of the final manuscript published by IMAPS or the presentation that is given during the event is done by the author, not IMAPS.
|Board Level Failure Analysis of Drop Tested Chip Scale Package Assemblies|
|Keywords: Drop test, Lead-free solder, Board level reliability|
|This paper presents the failure analysis results of board level drop tests. In our study, the test vehicle was designed according to the requirements of the Joint Electron Device Engineering Council (JEDEC) drop test board. The test vehicle was assembled with 15 chip scale packages (CSP) each having 228 daisy-chained solder joints using Sn-3.0 wt% Ag- 0.5 wt% Cu (SAC305) lead free solder. Assemblies were drop tested using three different peak accelerations of 900G, 1500G, 2900G, with a 0.7ms, 0.5ms, 0.3ms pulse durations, respectively. Scanning electron microscopy (SEM) with energy dispersive spectroscopy and dye-penetrant methods were applied to investigate the failure locations and the failure modes. The failure modes and solder joint locations were mapped. Failure analysis showed that pad cratering was the most common failure mode and that this led to trace cracking on the board side. Trace cracking was the second most common failure mode. Solder joint cracking was also observed on the board side near the intermetallic layer, which was the third most common failure mode. The results imply that the solder joint is more reliable than the printed circuit board during drop test.|
|Nicholas Vickers, Student
California Polytechnic State University
San Luis Obispo, CA