Micross

Abstract Preview

Here is the abstract you requested from the IMAPS_2008 technical program page. This is the original abstract submitted by the author. Any changes to the technical content of the final manuscript published by IMAPS or the presentation that is given during the event is done by the author, not IMAPS.

Migrating Printed Wiring Board Assemblies into a System in a Package (SiP)
Keywords: System-in-Package, Miniaturization, Embedded Passives
The demand for system miniaturization in many applications has lead to efforts to put all or most of the functions on a single chip. However, there are many situations where this is not possible or cost prohibitive. Memory uses large amounts of chip area and several different memory types may be needed to fulfill the functional requirements. In many cases, the need for analog and digital functions may make consolidation on a single chip impossible. An alternate approach is to preserve the proven functional design and miniaturize at the package level to achieve the desired space savings. The approaches explored in this publication include eliminating the active chip package and directly attaching the chip to the package with flip chip technology. Additionally, the area devoted to passive components can be greatly reduced by embedding many of the capacitors and resistors. In some instances, the connector systems that were consuming large amounts of space in the traditional printed wiring board (PWB) assembly can be reduced with a small pitch connector system. This PWB assembly can then be transformed into a much smaller System-in-Package (SiP) with the full surface area on both sides of the package effectively utilized by active and passive components. A further benefit of the SiP is a major reduction in total height. Two specific cases will be detailed and the size reductions shown. Additionally, the miniaturized SiP with its reduced package size and demand for passives requires a high wireability package with embedded passives and excellent communication from top to bottom. Endicott Interconnect Technologies has a Core EZ(TM) package that meets these requirements. The details of the package design parameters and package electrical performance are demonstrated. Originally sent to High Performance Interconnect and Boards.
Mr. Steven G. Rosser, Consultant
Endicott Interconnect Technologies
Encdicott, NY
USA


CORPORATE PREMIER MEMBERS
  • Amkor
  • ASE
  • Canon
  • EMD Performance Materials
  • Honeywell
  • Indium
  • Kester
  • Kyocera America
  • Master Bond
  • Micro Systems Technologies
  • MRSI
  • NGK NTK
  • Palomar
  • Plexus
  • Promex
  • Qualcomm
  • Quik-Pak
  • Raytheon
  • Specialty Coating Systems