Here is the abstract you requested from the IMAPS_2009 technical program page. This is the original abstract submitted by the author. Any changes to the technical content of the final manuscript published by IMAPS or the presentation that is given during the event is done by the author, not IMAPS.
|Full-Wave Electromagnetic Characterization and Measurement of Wirebond Transitions on High Temperature Co-fired Ceramics (HTCC) and Low Temperature Co-fired Ceramic (LTCC) Substrates For Broadband Package Designs|
|Keywords: wire bond, LTCC, full-wave electromagnetic simulation|
|This paper presents the full-wave electromagnetic characterization and measurement validation up to 50 GHz for single and double wire bond transitions on laminated multilayer ceramic substrates. Microstrips and grounded coplanar waveguides (CPWG) are fabricated on two low temperature co-fired ceramic (LTCC) substrates, having nominal dielectric constants of 6 and 7.8, and on one high temperature co-fired ceramic (HTCC) substrate, having a dielectric constant of 8.8. The transmission lines are designed to have a characteristic impedance of 50 Ohms and have varying gap distances between the two probe-fed ends. The gaps range from 4 mils to 100 mils and are connected by a wire bond. The wire bond shape is found to have a significant impact on RF performance at the higher frequencies. Correlation between measured performance and model simulation is also impacted by wirebond shape. The increased improvement in RF performance for a two-wire bond transition is simulated, measured, quantified and finally extended by simulation for the three-wire bond case. Results demonstrate that diminishing returns in performance are rapidly approached after two wire bonds. We extend the simulation models for chip-to-substrate wire bond transitions to quantify maximum package speed based on wire bond length, chip pad size, chip material, and return path configuration. The simulation models include silicon as the chip material, and three return path configurations: adjacent ground wires only, a ground plane only, and both ground wires and ground planes. Design guide tables are presented to approximate an initial estimate on minimum chip-to-package wire bond distance as a function of maximum frequency of application.|
|Jerry Aguirre, Sr. Engineer
Kyocera America Inc.
San Diego, CA