Abstract Preview

Here is the abstract you requested from the IMAPS_2011 technical program page. This is the original abstract submitted by the author. Any changes to the technical content of the final manuscript published by IMAPS or the presentation that is given during the event is done by the author, not IMAPS.

3D Packages and Assembly Methodologies
Keywords: 3D package, assembly, substrate design
Package on package solutions represent the 2nd generation of 3D integration with stacked die in package representing the 1st generation. The concept is rather simple: a die is packaged on a substrate with I/O pads on top and bottom to form the bottom package. The top package is a standard PBGA package with matching I/O pad locations and can therefore be assembled to the bottom package. The driving force for this approach was purely the business model of the cell phone industry, allowing to switch top packages for economic, supply or capability reasons at the board assembly stage. Business simplicity did however not match up with technical reality. It was the first time that board assemblers had to stack and reflow packages. The yield loss due to opens was significant because flatness at reflow temperatures was not maintained. The traditional specifications only address warpage at room temperature. Solutions were developed on several levels: substrate materials, mold compounds and vias therein, etc. Here, we will describe the different solutions as well as modeling data to guide in the substrate/package design. Also we will describe the multitude of package variants that have been conceived.
Bernd K. Appelt, Director of Business Development
ASE Group
Sunnyvale, CA

  • Amkor
  • ASE
  • Canon
  • EMD Performance Materials
  • Honeywell
  • Indium
  • Kester
  • Kyocera America
  • Master Bond
  • Micro Systems Technologies
  • MRSI
  • Palomar
  • Plexus
  • Promex
  • Qualcomm
  • Quik-Pak
  • Raytheon
  • Specialty Coating Systems