Abstract Preview

Here is the abstract you requested from the IMAPS_2012 technical program page. This is the original abstract submitted by the author. Any changes to the technical content of the final manuscript published by IMAPS or the presentation that is given during the event is done by the author, not IMAPS.

Stacking aspects in the view of scaling
Keywords: scaling, stacking, microbumps
For 3D Si die to Si die stacking and connections between Si die and Si interposer, fine pitch microbump interconnections are needed next to TSV's. When scaling the pitch below 40m, stacking accuracy is one of the main drivers to ensure yielding devices. Stacking tolerance are being discussed in the view of scaling. It is shown that stacking can be made less sensitive to misalignment by playing with the bump diameters. In the vertical direction, stacking tolerance can be increased by bump planarization or reflow. The demonstrated results are mainly based on CuSn-Cu microbumps but the discussed theory is generic, it is not restricted to this kind of interconnection.
Joeri De Vos, Senior process integration engineer
Heverlee, Vlaams-Brabant

  • Amkor
  • ASE
  • Canon
  • Corning
  • EMD Performance Materials
  • Honeywell
  • Indium
  • Kester
  • Kyocera America
  • Master Bond
  • Micro Systems Technologies
  • MRSI
  • Palomar
  • Promex
  • Qualcomm
  • Quik-Pak
  • Raytheon
  • Rochester Electronics
  • Specialty Coating Systems
  • Spectrum Semiconductor Materials
  • Technic