




SEMICONDUCTOR PACKAGING TRENDS

*WHY THE FUTURE MUST BE
DIFFERENT THAN THE PAST*



Feature Size






The Good Old Days


Throw It Over The Wall




FAB



Assembly




***PCB
Assembly***





The Challenge


If we just linearly extrapolate our current industry organization and culture, the industry won't successfully exploit coming advances in wafer fab technology.





The Shift to Application Specific Packages

**% OF ALL
PACKAGES**



***Application
Specific
Package***

***Standard
Package***

TIME






Why Package Chips?

- ◆ **Physically protect chip**
- ◆ **Thermal management**
- ◆ **Provide electrical connection to the chip -
“space transformation”**
- ◆ **Sometimes provide additional routing
layers**





Space Transformation




Package acts as space transformer to bridge tight pad spacing of chip and coarse spacing of PC Board






Reduced Feature Size Drives Space Transformation Requirement






Space Transformation Trends

DENSITY




I/O density increases rapidly while PC board trace density is relatively static, so space transformation needs increase over time






Pad Pitch vs. Feature Size






Multiple Rows of Bond Pads






Very High Density Wire Bonding






Cantilever Probe Card for Multiple Rows of Bond Pads





High Density Cantilever Probe Card





The Wire Sweep Challenge

Baseline Startposition (x = 564; y = 159)

Baseline Endposition (x = 132; y = 471)

Perpendicular point (x = 131; y = 468)

Baseline = 532.886

Distance to Baseline = 2.82843


Wiresweep Percentage = 0.530775%




12/04/2000

12:41:25

S/N 1 East 1



Pad Pitch vs. Wire Length



Die Shrink Effect On Wire Lengths 70 vs. 35 μ m In-Line Pitch

- 376 Die pads (80% signal, 20% power / ground) for illustration purposes
- 50% Reduction in die size (267 vs. 134 mils)
- 33% Increase in wire lengths (5.0 vs. 7.5mm)
- 60% Reduction in wire diameter (25 vs. 15 μ m), impacting wire sweep due to molding process




Very Long Wire Bonds






Fine Line Substrates Allow Short Fine Pitch Wire Bonds






High Density Wire Bonding Multiple Rows of Second Bonds






No Sweep™ Stabilized Wire Bonds Using Liquid Encapsulate Prior to Molding





Space Transformation




Package acts as space transformer to bridge tight pad spacing of chip and coarse spacing of PC Board






Space Transformation




Space Transformation Drives Packaging Technology

2002



Typical Wafer Level Package Architecture




- 1st Passivation Planarization / dielectric
- UBM Al/NiV/Cu Redistribution traces and Under bump metal
- 2nd Passivation Final passivation to protect runners / defines solderable area



Space Transformation Requirements Drives Package Technology

Future Trend




- Flip Chip space continues to expand
- Flip Chip space segmented between wafer level bumps and stud bumping
- Memory adopts wafer level package






Wire Bonding Can Support High Switching Speeds






Wirebond vs Flip Chip: 2004 -2010 %

Wirebond vs Flip Chip Interconnects



VLSI Research 7/05






Flip Chip Transition Challenges

- ◆ **Redesign chip for area array vs. redistribution**
- ◆ **Vertical probe**
- ◆ **Bump metallurgy and fabrication process**
- ◆ **Multilayer substrates**
- ◆ **New assembly processes**
- ◆ **Qualify reliability of the flip chip system**





Typical Vertical Probe



Probe head contacting ball array with 3,500 probes






Flip Chip Transition Challenges

- ◆ **Redesign chip for area array vs. redistribution**
- ◆ **Vertical probe**
- ◆ **Bump metallurgy and fabrication process**
- ◆ **Multilayer substrates**
- ◆ **New assembly processes**
- ◆ **Qualify reliability of the flip chip system**







Array Pitch vs. Feature Size






Mechanically Applied “Stud Bump”




Package as Part of Signal Routing in Microprocessor







System In A Package






Stacked Die



Space Transformation Requirements Drives Package Technology

Future Trend



- *Flip Chip space continues to expand*
- *Flip Chip space segmented between wafer level bumps and stud bumping*
- *Memory adopts wafer level package*







Wafer Level Package

- Low Pin Count Application

- Temperature sensors, regulators (voltage, dropout, etc.) operational amplifiers, power amplifiers

- 4, 5, and 8 I/O devices




Source: National Semiconductor





Wafer Level Package




Wafer Level Packaged Memory





Convergence



Virtual Integration Starts With Communication

