Micross

   Platinum Premier Sponsor:

   Gold Premier Sponsor:
   Silver Premier Sponsor:
Natel - Premier Sponsor, Platinum
Heraeus Materials Technology - Premier Sponsor, Gold
Metalor - Premier Sponsor, Silver

IMAPS 2014 - San Diego
The Future of Packaging!
www.imaps2014.org

IMAPS 2014 - San Diego

Conference:
October 14-16, 2014
Exhibition:
October 14-15, 2014
Professional Development Courses:
October 13 & 16, 2014
General Chair:
Ivan Ndip
Fraunhofer IZM
Ivan.Ndip@izm.fraunhofer.de
Technical Chair:
Subramanian "Subu" S. Iyer
IBM Systems & Technology Group
ssiyer@us.ibm.com
Technical Co-Chair - USA:
Erica Folk
Northrop Grumman Corp.
erica.folk@ngc.com
Technical Co-Chair - Europe:
Andre Rouzaud
CEA LETI
andre.rouzaud@cea.fr
Technical Co-Chair - Asia:
Woong-Sun Lee
SK Hynix, Inc.
woongsun.lee@sk.com
Assistant Technical Co-Chair - USA:
Urmi Ray
Qualcomm
uray@qti.qualcomm.com
Assistant Technical Co-Chair - Europe:
Gabriel Parès
CEA LETI
gabriel.pares@cea.fr
Assistant Technical Co-Chair - Asia:
Yasuhiro Kawase
Mitsubishi Chemical Corporation
kawase.yasuhiro@mw.m-kagaku.co.jp

Technical Program


Proceedings Papers Now Linked to IMAPSource below!

 

Monday, October 13, 2014

Professional Development Courses (PDCs)
10:00 AM - 6:00PM

PDC "Working Lunch" in Rooms: 12:00-1:00pm (full-day and "morning" PDCs only)
PDC Afternoon Coffee Break in Foyer: 3:00-3:15pm

PDC Coffee Breaks & Lunch sponsored by:
Heraeus Materials Technology - Premier Sponsor, Gold

Welcome Reception | 6:00 PM - 8:00 PM
(Poolside at the Town & Country, San Diego, CA)

Welcome Reception Sponsored by:

   Platinum Premier Sponsor:

   Gold Premier Sponsor:
   Silver Premier Sponsor:
Natel - Premier Sponsor, Platinum
Heraeus Materials Technology - Premier Sponsor, Gold
Metalor - Premier Sponsor, Silver
Featuring Natel's Second Annual Supplier of the Year Awards:
Based on the success of last year’s awards, NATEL EMS will again recognize its best supplier's Monday evening with its Natel supplier of the Year awards during IMAPS 47th annual International Symposium. The awards presentation will be held at the Town Country Resort and Conference Center in San Diego, CA during the Welcome Reception, Monday, October 13, 2014. “The Supplier of the Year award winners represent a partnership, dedication and commitment to consistently perform above expectations. This continues to play an important role in Natel’s success,” said Sudesh Arora, President of Natel EMS. “We appreciate the efforts of these suppliers and look forward to a mutually beneficial continued relationship in the future.” The awards recognize the significant contributions of Natel suppliers as part of the company’s product and performance achievement. The winners represent Natel’s view, as the best the microelectronics/electronics industry has to offer in innovative technology, superior quality, outstanding launch support, crisis management and competitive total enterprise cost solutions. The suppliers of the Year winners are chosen by the Natel team of purchasing, engineering, quality, manufacturing and logistics executives.

 

 

Schedule

INTERPOSERS & 3D PACKAGING

MODELING, DESIGN, & TEST

MATERIALS & PROCESSES

ADVANCED PACKAGING & ASSEMBLY

FUTURE OF PACKAGING

SPECIAL SESSIONS ON 3D & EMBEDDING, and RELIABILITY

Tuesday, October 14, 2014

8:00 AM -
11:10 AM

TSV Materials & Processes
Chairs: Sesh Ramaswami, Applied Materials; Sam Gu, Qualcomm

Through Silicon Vias are key enablers for 3D integration with aggressive form factor and power/performance scaling. This session will focus on continuing efforts to address challenges in areas such as yield, reliability, manufacturability and cost effectiveness of advanced TSV integration.

Design & Analysis for Reliability
Chairs: Gopal Jha, Avago Technologies Inc.; John Pan, Cal Poly State University

Improvements in design and analysis methodologies are critical to understand and enhance product robustness during its life cycle under normal operating conditions. This session covers development in innovations in various design and analysis approaches for long term reliability improvement including the analysis of physics of failure, novel device/package/process/ material designs, finite element modeling, and testability analysis.

Advanced Materials & Novel Assembly Processes
Chairs: Allan Beikmohamadi, DuPont; Yasuhiro Kawase, Mitsubishi Chemicals

A novel method for packaging using lid ties of encapsulation materials deposited in an array on the coreless flip chip laminate substrates will be introduced. Various progresses on multi-walled carbon nano particles, use of nano particles on reduction of sintering temperature, and package-on-package for automotive applications will be presented.

Flip-Chip Solder
Chairs: Mary Cristina Ruales Ortega, Universidad del Turabo; John Bolger, Department of Defense; Linlin Yang, Alta Devices

Flip Chip solder bumping is a reliable interconnect technology that is directly compatible with many of the latest semiconductor technologies, including 2D, 3D, organic packages, fanout, and ultra-thin packages. Continued reliability testing, process development, and new RoHS materials development are essential to ensure that solder bumping is a long-term interconnect solution as these new semiconductor technologies evolve.

Future of Packaging
Chairs: Erica Folk, Northrop Grumman; Nick Renaud-Bezot, AT&S AG

New, innovative packaging techniques are needed to support the growing need for smaller and more capable devices. This session covers industry needs, roadmaps and new technologies that are essential to drive the future of packaging.

3D and Embedding
Chairs: Doug Shelton, Canon USA, Inc.; Woong-Sun Lee, SK Hynix, Inc.

3D and Embedded Device Technologies integrate passive and active components into versatile, efficient and compact 3D, 2.5D and Advanced Packaging designs that increase system functionality, reliability and IO density. This session addresses some of the challenges related to 3D and Embedded Device manufacturing including metrology, yield management, reliability and materials.

8:00 AM -
8:25 AM

FEATURED SPEAKER:
Cost Analysis of TSV Process and Scaling Options
Victor Vartanian, SEMATECH (Larry Smith; Klaus Hummler, Brian Sapp, SEMATECH; Steve Olson, SUNY CNSE; Tyler Barbera, Steve Golvato, TEL NEXX; Kai-Hung Yu, Toshio Hasegawa, Shan Hu, Gert Leusink, Kaoru Maekawa, TEL Technology Center; Jack Enloe, Alison Gracias, Gyanaranjan Pattanaik, Fred Wafula, Atotech USA)

FEATURED SPEAKER:
Compressive-Post Packaging of Double-Sided Die
Woochan Kim, Virginia Tech (CPES) (Jia-Woei Wu, Sauvik Chowdhury, Nga Lee, Collin Hitchcock, James J.-Q. Lu, T. Paul Chow, Khai D.T. Ngo)

FEATURED SPEAKER:
Thermal and Reliability Demonstration of a Large Die, Low CTE Chip Scale Package
Sushumna Iruvanti, IBM (Masahiro Fukui, Kenji Terada, Tomoyuki Yamada, Charlie Reynolds, Rebecca Wagner, Yi Pan, Hilton Toy, Charles Carey, Kamal Sikka, Brian Sundlof)

FEATURED SPEAKER:
High Productivity Thermo-Compression Flip Chip Bonding
Bob Chylak, Kulicke and Soffa Industries, Inc. (Tom Colosimo, Matthew Wasserman, Michael Schmidt-Lange, Horst Clauberg, Patrick Desjardins)

FEATURED SPEAKER:
New Era for Highly-integrated, Highly-reliable, Miniaturized and Low-cost Packaging
Rao Tummala, Georgia Tech 3D Systems Packaging Research Center (PRC)

FEATURED SPEAKER:
Automated Metrology Improves Productivity and Yields for Wafer Level Packaging in High Volume Manufacturing
Russ Dudley, Rudolph Technologies (David Marx; Jin You Zao, Bong YY, Lim Beng Kuan, STATSChipPAC, Singapore)

8:30 AM -
8:55 AM

Impact of Grain Structure and Material Properties on Via Extrusion in 3-D Interconnects
Tengfei Jiang, University of Texas at Austin (Chenglin Wu, Jay Im, Rui Huang, Paul S. Ho)

Methodology for Predicting BGA Warpage by Incorporating Metal Layer Design
Sandeep Shantaram, Freescale Semiconductor (Torsten Hauck)

Large Laminate and Die Coreless Substrate Packaging with Lid Ties
Edmund Blackshear, IBM (Brian Quinlan, Benjamin Fasano, David Lewison, Shidong Li, Hugues Gagnon, Paul Fortier, Frederick Roy, Takeshi Nakajima, Yoichi Miyazawa, Itsuroh Shishido, Tomoyuki Yamada, Hilton Toy)

Fine Pitch Copper Pillar Interconnection with C4 (Mass Reflow) Processing
Fernando Roa, Amkor Technology

Electrical Characterization of Fibre-Reinforced Plastics by Atmospheric Plasma Technology
Rene Schramm, University Erlangen-Nuremberg, Institute for Factory Automation and Production Systems (FAPS) (Payam Daneschwar, Joerg Franke)

Reliability of Multi-Layer Wiring Board Embedded with Two Dies in Stacked Configuration
Koji Munakata, Fujikura Ltd. (Nobuki Ueta, Masahiro Okamoto, Kumi Onodera, Kazuhisa Itoi, Satoshi Okude and Osamu Nakao; Theodore Tessier, Flip Chip International, LLC)

9:00 AM -
9:25 AM

Impact of Bath Stability on Electroplated Cu for Through-Silicon-Vias (TSV) in a Controlled Manufacturing Environment
Anh Nguyen, College of Nanoscale Science and Engineering, SUNY (Kevin Fealey, Peter Reilly, Gyanaranjan Pattanaik, Alison Gracias, Fred Wafula, Michael Flynn, Jack Enloe)

Parametric Studies of Effects of Solder Bump Pitch, Package Size, and Molding Compound and Substrate Thicknesses on Warpage of PBGA Packages
Sungbum Kang, Georgia Institute of Technology (I. Charles Ume)

POP Technology for the Automotive Industry
Jaimal Williamson, Texas Instruments (Kurt Wachtler, David Chin)

Impact of Reprocessing Technique on First Level Interconnects of Pb-Free to SnPb Reballed Area Array Flip Chip Devices
Joelle Arnold, DfR Solutions (Melissa Keener, Steph Gulbrandsen, Nathan Blattau, David Kayser, Greg Caswell)

High Resolution Patterning Technology to enable Panel Based Advanced Packaging
Klaus Ruhmer, Rudolph Technologies, Inc. (Philippe Cochet, Rajiv Roy, Elvino De Silveira, Rich Rogoff)

Solderable Anisotropic Conductive Adhesives for 3D Package Application
Wusheng Yin, YINCAE Advanced Materials, LLC (Mary Liu)

9:30 AM -
9:55 AM

Backside Exposure of Small-sized TSVs using Si/Cu Grinding, CMP, Cap Layer Deposition, and Alkaline Etching
Naoya Watanabe, National Institute of Advanced Industrial Science and Technology (Masahiro Aoyagi, Daisuke Katagawa, Tsubasa Bandoh, Eiichi Yamamoto)

Vibration Testing as a Tool to Optimize the Configuration of the PCBs
Ivan Szendiuch, Brno University of Technology (Psota B., Otahal A., Klapka M.)

Correlation between Thermo-mechanical Reliability and Superhydrophobic Nature of CNT Composite Coatings
Yoonchul Sohn, Samsung Advanced Institute of Technology (Dongouk Kim, Sangeui Lee, Jae Yong Song, Sunghoon Park, Hajin Kim, Youngchul Ko, Kunmo Chu, Intaek Han)

Consumable Anode Process for SnAg Electroplating
Marvin Bernt, Applied Materials (Adam McClure)

SNaP: A Process for Achieving Adhesion between Electroless Copper and Dielectrics with Minimal Surface Roughening
Meng Hsieh, Atotech USA (Ellina Libman, Lutz Brandt)

Adhesive Enhancement Technology for Directly Metal Plating on EMC
Kenichiroh Mukai, Atotech USA Inc. (Kwonil Kim, Brian Eastep, Lee Gaherty, Anirudh Kashyap)

COFFEE BREAK IN SALON FOYER: 9:55 AM - 10:15 AM

IMAPS Cafés sponsored by:

INVENSAS - IMAPS Cafe Sponsor

10:15 AM -
10:40 AM

Manufacturing Readiness of BVA(TM) Technology for Fine-Pitch Package-on-Package
Wael Zohni, Invensas Corporation

Analysis of Crack Length and Crack Position in the Solder Joints of High Power LEDs by Transient Thermal Measurements and Finite Element Simulations
Shri Vishnu Kandaswamy, Technische Hochschule Ingolstadt (Gordon Elger)

Pressureless Sintering of Nano-Ag Paste with Low Porosity for Die Attach
Ning-Cheng Lee, Indium Corporation (Sihai Chen, Guangyu Fan, Xue Yan, Lee Kresge, Chris LaBarbera)

 

Z-Interconnect Technology - A Reliable, Cost Efficient Solution for High Density, High Performance Electronic Packaging
John Lauffer, i3 electronics (Kevin Knadle)

Custom Thickness Bare Die Availability of Any Product Through Device Extraction, Thinning, and UBM Pad Re-Conditioning
Erick Spory, Global Circuit Innovations, Inc.

10:45 AM -
11:10 AM

 

Solder Joint Reliability Assessment for a High Performance RF Ceramic Package
Paul Charbonneau, Sanmina Corporation (Hans Ohman, Marc Fortin)

High Temperature Viable Interconnection Realized by Sintering Nano Solder at Low Temperature
Ying Zhong, Harbin Institute of Technology & UCSD (Chunqing Wang, Sungho Jin)

 

Wafer Dicing Using Dry Etching on Standard Tapes and Frames
David Lishan, Plasma-Therm LLC (Thierry Lazerand, Ken Mackenzie, David Pays-Volard, Linnell Martinez; Gordy Grivna, Jason Doub, ON Semiconductor)

 


Tuesday, October 14, 2014 | Opening Ceremonies: Annual Business Meeting, Awards Ceremony, Keynote
11:00 AM - 5:00 PM: Exhibit Hall Opens (GRAND BALLROOM)
11:25 AM - 11:40 AM: Annual Business Meeting (JR. BALLROOM F)
11:40 AM - 12:00 PM: IMAPS Society Awards Ceremony (JR. BALLROOM F)

Come say Thank You to those who contributed so much to IMAPS over many years.

 

12:00 PM - 12:45 PM | KEYNOTE:
Classical Packaging - Its Strengths, Limitations, and Innovation Drivers

The semiconductor packaging roadmaps have been veering towards an inflexion point over the last few years. Competing and somewhat orthogonal demands of the mobile revolution, internet of things (IoT) and the potential “slowdown” of Moore’s law has been driving many new trends and innovations in packaging. The applications space, i.e., end use constraints require “out of box” thinking even in “classical packaging” such as wire bonding or large body LGA packages. I will discuss key trends based on business applications and summarize advantages and challenges with a “call to arms” for innovation.

 

Keynote: Steve Bezuk

Dr. Steve Bezuk is Senior Director of IC Package Engineering at Qualcomm. Steve’s group is responsible for current and future generations of packaging technologies for all of Qualcomm’s wireless applications. Prior to joining Qualcomm Steve was with Kyocera, Unisys, Sperry-Univac and RCA’s Sarnoff Research Center. Steve has worked and managed groups in a variety of areas, including of amorphous silicon research, CMOS, Bipolar and GaAs IC process development, Laser enhanced materials processing, and wirebond, TAB, Flip Chip, MEMS, and TSV packaging. Steve is also very active in the IEEE CPMT and is their current VP of Technology.

Steve is also active with the ECTC Conference for the society and was the General Chair for the 2004 ECTC conference and is the Current Publications Chair.

Steve has a B.S. in Chemistry from the University of Pittsburgh and a Ph.D. in Chemistry from the University of Minnesota.

 

12:45 PM - 2:00 PM: Lunch Break  (Food provided by IMAPS & Sponsors Today)


 

 

Schedule

INTERPOSERS & 3D PACKAGING

MODELING, DESIGN, & TEST

MATERIALS & PROCESSES

ADVANCED PACKAGING & ASSEMBLY

FUTURE OF PACKAGING

SPECIAL SESSIONS ON 3D & EMBEDDING, and RELIABILITY

Tuesday, October 14, 2014

2:00 PM -
6:25 PM

Interposers/3D Integration - I
Chairs: Rajiv Dunne, Qualcomm; Pallavi Alur, Intel Corporation

This session will present highlights of integration challenges and solutions for interposers/3D packaging arena.

Modeling & Design for SI, PI and EMC
Chairs: Ege Engin, San Diego State University; Gabriel Parès, CEA LETI

Electrical design of interconnects and packaging are essential for high-speed digital and high-frequency analog systems. This session covers modeling, simulation, and design techniques to ensure SI/PI/EMC.

Polymers, Underfill, Encapsulants and Adhesives
Chairs: Jeff Gotro,Innocentrix; Lyndon Larson, Dow Corning

This session introduces innovative polymeric solutions to a variety of uses such as underfill, thick film, molding, and die attach adhesive applications.

Wirebonding & Stud Bumping
Chairs: Dan Evans, Palomar Technologies; Lee Levine, Process Solutions Consulting

Wire bonding continues as a dominant method of chip interconnection. This session covers novel surface analysis and preparation processes and advancements in Copper and Silver wire bonding for both ball and wedge bonding of fine and heavy wire. Packaging engineers will find this session helpful to explore alternative design choices for selecting wire bond materials, processes, and test methods.

Medical Device Packaging
Chairs: Andre Rouzaud, CEA/Léti; Susie Johansson, Starkey Hearing

Medical devices are some of the most complex and cutting-edge products available today. This session will address new packaging developments taking into account the very specific and severe constraints linked to different medical applications (in vivo, in vitro, pharmaceutical…).

Reliability I
Chairs: Aicha Elshabini, University of Idaho; Stevan Hunter, ON Semiconductor

The reliability session covers fabrication of through substrate vias, automated metrology, reliability of multilayer wiring board and much more.

2:00 PM - 2:25 PM

FEATURED SPEAKER
Comparison of Measured and Modeled Lithographic Process Capabilities for 2.5D and 3D Applications Using a Step and Repeat Camera
James Webb, Rudolph Technologies, Inc. (Roger McCleary; Gerald Lopez, GenISys, Inc.)

FEATURED SPEAKER
Ceramic Process Variation Impact on Electrical Design of High Frequency Components
Jerry Aguirre, Kyocera America, Inc (Paul Garland, Hiroshi Makino)

FEATURED SPEAKER
Pre-applied Inter Chip Fill for 3D-IC Joining
Yasuhiro Kawase, Mitsubishi Chemical Corporation (Masaya Sugiyama, Makoto Ikemoto, Hideki Kiritani, Fumikazu Mizutani, Keiji Matsumoto, Hiroyuki Mori, Yasumitsu Orii)

FEATURED SPEAKER
Effect of Process Parameters on Free Air Ball Integrity in Copper and Palladium-coated Copper Bonding Wire
Noritoshi Araki, Nippon Micrometal Corporation (Yasutomo Ichiyama, Ryo Oishi, Teruo Haibara, Takashi Yamada)

FEATURED SPEAKER
SiP with TSV for Class 1 Medical Devices
Doug Link, Starkey Hearing Technologies

FEATURED SPEAKER
Challenges and Solutions in Preparation for High Resolution Failure Analysis of Power Electronics
R. Klengel, Fraunhofer Institute for Mechanics of Materials IWM (B. Boettge, S. Klengel)

2:30 PM - 2:55 PM

Multi-scale X-ray Tomography for Process and Quality Control in 3D TSV Packaging
Ehrenfried Zschech, Fraunhofer IKTS (Sven Niese, Markus Loeffler, Juergen Wolf)

New Method for Mitigating Weave-induced Differential Skew in PWBs
Taiga Fukumori, Fujitsu Laboratories Ltd. (Tomoyuki Akahoshi, Daisuke Mizutani, Motoaki Tani)

Epoxy Underfill Challenges for Copper (Cu) Pillar Solder Bump Packages
Brian Schmaltz, NAMICS Technologies

Advancement in Thermosonic Bonding Wire
Sarangapani Murali, Heraeus Materials Singapore Pte Ltd. (Zhang Xi)

Mechanical Reliability of Ceramic Packages for Active Implantable Medical Devices - The IEC Hammer Test
Fabian Kohler, Laboratory for Biomedical Microtechnology, BrainLinks-BrainTools Cluster of Excellence (ExC1086), University of Freiburg (Thomas Stieglitz, Martin Schuettler)

Packaging Design and Assembly for Ultrahigh Energy Density Microbatteries
Caroline Bjune, Charles Stark Draper Laboratory (Thomas Marinis, Yet-Ming Chiang)

3:00 PM - 3:25 PM

Buried Secrets - Embedding as Support for More-than-Moore
Nick Renaud-Bezot, AT&S AG

PWB Z Interconnect Technology - Electrical Performance
Chase Carver, i3 Electronics (Norman Seastran, Robert Welte)

Performance Assessment of a Low Temperature Polymer Conductor for Lead-Free Soldering Processes
Steven Grabey, Heraeus Precious Metals (Samson Shahbazi, Sarah Groman, Catherine Munoz)

Fine Pitch Cu Wire Bonding Capability - Process Optimization and Reliability Study
Ivy Qin, Kulicke and Soffa Industries, Inc. (Hui Xu, Cuong Huynh, Bob Chylak; Hidenori Abe, Dongchul Kang, Yoshinori Endo, Masahiko Osaka, Shinya Nakamura, Hitachi Chemical)

Thick Film Technology For Today’s Hearing Products
John Dzarnoski, Starkey Hearing Technologies (Susie Johansson)

Comparison of Different Methods for Stress and Deflection Analysis in Embedded Die Packages During the Assembly Process
Katerina Macurova, Materials Center Leoben Forschung GmbH (Raul Bermejo, Martin Pletz, Ronald Schöngrundner, Thomas Antretter, Thomas Krivec, Mike Morianz, Michel Brizoux, Wilson Maia)

DESSERT "HAPPY HOUR" &
COFFEE BREAK IN EXHIBIT HALL (GRAND BALLROOM): 3:25 PM - 4:30 PM

IMAPS Cafés sponsored by:
INVENSAS - IMAPS Cafe Sponsor
Dessert "Happy Hour" Sponsor:
Palomar Technologies:  Dessert Station Sponsor

 

4:30 PM - 4:55 PM

Efficient Non-reagent Metrology for Modern TSV Baths
Michael Pavlov, ECI Technology (Gene Shalyt, Danni Lin)

Thermal and EMI Performance Evaluation of Composite Plastic Molded Heat Sinks and Hybrid TIM Materials
Alpesh Bhobe, Cisco Systems (Herman Chu, Xiao Li, Lynn Comiskey)

Reliability Potential of Silicone Molding Compound for LED Application
Yue Shao, University of California, Irvine

Experimental and Numerical Simulation Study of Pre-Deformed Heavy Copper Wire Wedge Bonds
Andreas Unger, University of Paderborn (Walter Sextro, Simon Althoff, Paul Eichwald, Tobias Meyer, Michael Brokelmann, Daniel Bolowski)

Embedded Capacitive Filter Units in LTCC for the Protection of Active Implantable Devices
Juan Ordonez, Laboratory for Biomedical Microtechnology, BrainLinks-BrainTools Cluster of Excellence (ExC1086) (Vivek Singh, Fabian Kohler, Jenny Pfau, Martin Schuettler, Thomas Stieglitz)

Heavy-Wire Bond Manipulation with Laser to Increase Reliability and as Enabler for Thermography based On-line Process Control
Andreas Middendorf, Fraunhofer IZM (Astrid Gollhardt, Amrita Bohn, Klaus Dieter Lang)

5:00 PM - 5:25 PM

A New Package Structure for High Speed eStorages
Hyejin Kim, Samsung Electronics (Sunghoon Chun, Jaeyeon Hwang, Ilmok Kang)

Hashing Processors: A New Challenge for Power Package Design
Thomas Tarter, Package Science Services LLC (Wayne Nunn, Andy Carrasco, PSS; Humair Mandavia, Brad Garafolo, James Church, Zuken)

One Step Chip Attach Materials (OSCA) for Conventional Mass Reflow Processing
Daniel Duffy, Kester Inc.

Gold Wirebond on Discolored Bond Pads
Hasaan Masood, Idaho State University (Stevan Hunter, ON Semiconductor; Durgasamanth Pidikiti, Qutaiba Khalid, D. Subbaram Naidu)

Advanced Electronic Packaging Options for Miniaturization of Complex Medical Devices
Susan Bagen, Micro Systems Technologies, Inc.

Reliability of PCB Solder Joints Assembled with SACm™ Solder Paste
Ning-Cheng Lee, Indium Corporation (Arnab Dasgupta, Fengying Zhou, Weiping Liu, Paul Bachorik, Christine LaBarbera)

5:30 PM - 5:55 PM

Package-on Package-Design for Size Reduction and Assembly Process Development
Syed Sajid Ahmad, Center for Nanoscale Science and Engineering, NDSU (Mike Reich, Fred Haring, Aaron Reinholz)

Causality Enforcement of High-Speed Interconnects via Periodic Continuations
Lyudmyla Barannyk, University of Idaho (Hazem Aboutaleb, Aicha Elshabini, Fred Barlow)

Size Effect of Particulate Filler on Electrical Resistivity of Carbon Nanotube Polymer Composites: Transition of Excluded Volume Effects
Sunghoon Park, Samsung Advanced Institute of Technology (SAIT)

Reliability Assessment of Flip-Chip Assembly of Al Bumps
Hidekazu Tanisawa, R&D Partnership for Future Power Electronics Technology (Kohei Hiyama, Takeshi Anzai, Hiroki Takahashi, Yoshinori Murakami, Shinji Sato, Hiroshi Sato, Fumiki Kato, Kinuyo Watanabe)

 

Advances in Leadless Lead-frame Processes for Extremely Thin and High Density Applications
Lee Smith, UTAC (Saravuth Sirinorakul, Jun Dimaano)

6:00 PM - 6:25 PM

 

 

 

CO2 Spray Cleaning and OSEE Non-Contact Surface Inspection for Wire Bond Pad Preparation
David Jackson, CleanLogix LLC

 

Development of Simulation Tool to Predict Deflection of Small-Sized Chip by Wire Bonding USG
Jongwan Kim, Samsung Electronics (Hyuksu Kim, Kwangyul Lee, Taeduk Nam, Junyoung Oh)

 

 

Schedule

INTERPOSERS & 3D PACKAGING

MODELING, DESIGN, & TEST

MATERIALS & PROCESSES

ADVANCED PACKAGING & ASSEMBLY

FUTURE OF PACKAGING

SPECIAL SESSIONS ON 3D & EMBEDDING, and RELIABILITY

Wednesday, October 15, 2014

8:00 AM -
11:25 AM

 

Glass Interposers
Chairs: Aric Shorey, Corning; Venky Sundaram, Georgia Tech PRC

The use of glass as a semiconductor substrate continues to mature. In this session, significant progress in development of the manufacture of glass interposers in wafer and panel format will be presented.

Thermal and Thermo-Mechanical Modeling
Chairs: Kamal Sikka, IBM Systems & Tech Group; Bill Marsh, Northrop Grumman ES

This session deals with experiments and simulations related to thermal management of GaN transistors, 3D die stacks, automotive inverters and avionic file servers.

Substrate Materials and Technology
Chairs: Michael Folk, Northrop Grumman; Anwar Mohammad, Flextronics; Kiran Vanam, Qualcomm

Substrate materials and associated processes must evolve to support both current needs and the future needs of packaging. In this session, emerging substrate materials and related manufacturing technologies will be presented.

Electronic Packaging for Harsh Environment and Hi-Reliability (Mil/Aero)
Chairs: Benson Chan, i3 Electronics, Inc.; Sergei Zotov, University of CA, Irvine

Covers a wide scope and include detailed experimental analysis of electronic packages and elements of the packages operating under harsh environments, including a wide range of temperatures and vibration levels.

MEMS and Sensors Packaging
Chairs: Julie Adams, UBOTIC Company; Kasey Tamosiunas, SMART Microsystems

Challenges of MEMS and Sensor packaging related to specific applications will be discussed. This session includes environmental sensors, hermetic packaging, microfluidics, and advanced interconnect schemes.

Reliability II
Chairs: Martin Schneider-Ramelow, Fraunhofer IZM; Susan Bagen, Micro Systems Technologies, Inc.

This session covers a wide scope of reliability topics touching on the subjects of verification of parts, design reliability and harsh environments.

8:00 AM - 8:25 AM

FEATURED SPEAKER
Comparison of Fabrication Process Capability and Electrical Performance with Silicon and Glass Interposers
Satoru Kuramochi, Dai Nippon Printing (Sumio Koiwa, Takamasa Takano, Kosuke Suzuki, Yoshitaka Fukuoka)

FEATURED SPEAKER
Advanced Thermal Dissipation in GaN-on-Diamond Transistors
Rusen Yan, University of Notre Dame (Yuanzheng Yue, Grace Xing, University of Notre Dame; Felix Ejeckam, Brooke Locklin, Bruce Bolliger, Element Six Technologies)

FEATURED SPEAKER
Precision Jetting of Solder Paste – a versatile tool for small volume production
Karl-Friedrich Becker, Fraunhofer IZM (M. Koch, S. Voges, J. Bauer, T. Braun, R. Aschenbrenner, M. Schneider-Ramelow, K.-D. Lang)

FEATURED SPEAKER
Effects on the Reliability of Lead-Free Solder Joints Under Harsh Environment
Zhou Hai, Auburn University (Jiawei Zhang, Chaobo Shen, John Evans, Micheal Bozack)

FEATURED SPEAKER
160 Milliohm Thru-Wafer Interconnects with 10:1 Aspect Ratio
Alexandra Efimovskaya, University of California, Irvine (Andrei Shkel)

FEATURED SPEAKER
Quality Monitors and Inspection Criteria for Bare Die Flip Chip Ball Grid Array and Bare Die PoP Packages
Kiran Kumar Vanam, Qualcomm (Anthony Newman)

8:30 AM - 8:55 AM

Development of Glass Interposer with Fine-Pitch Micro Bumps and Warpage Study Depending on Several Glass Substrates with Different CTE’s
Kenichi Mori, Shinko Electric Industries Co., Ltd.

Suppressing the Hot Spot Temperature in 3-D ICs Using All-Carbon Thermal Management Approach
Linjuan Huang, University of California, Irvine

Advanced Build-up Materials and Processes for Packages with Fine Line and Space
Yoshio Nishimura, Ajinomoto Co. (Hirohisa Narahashi, Ajinomoto Fine Techno)

High Temperature Reliability of Copper Wire-Bonded Packages Encapsulated with Mold Compounds Containing Sulfur Compounds
Varughese Mathew, Freescale Semiconductor Inc. (Sheila Chopin)

A Non-destructive Bulk Currency Detection System (BCDS) for Screening Smuggled Currency
Joe Stetter, KWJ Engineering Inc. (M.T. Carter, M.W. Findlay, Suiqiong Li, Marc Papageorge, KWJ Engineering & Spec Sensors LLC)

SigNature DNA Marking: The Authentication Platform DLA has Selected as Part of their Counterfeit Prevention Effort for Electronics
Bob Macdowell, Applied DNA Sciences (Janice Meraglia)

9:00 AM - 9:25 AM

Glass Substrates for Advanced Packaging
Aric Shorey, Corning Inc. (Scott Pollard)

Thermal Modeling of Large Embedded GaN Transistors
John Roberts, GaN Systems Inc. (J. Roberts, G. Klowak, Nick Renaud-Bezot, L. Yushyna)

The impact of hydrogen gas evolution on blister formation in electroless copper films
Tobias Bernhard, Atotech Deutschland GmbH (Lutz Stamp, Frank Bruening; Ralf Bruening, Tanu Sharma, Mount Allison University)

Packaging Induced Die Stress Characterization Between -180ºC and 80ºC Using van der Pauw Sensors
Uday Goteti, Auburn University (Francy Akkara, Richard Jaeger, Michael Hamilton, Jeffrey Suhling)

A Resealable Hermetic Packaging Technique for Silicon Microfluidic Devices
Lilla Safford Smith, UC Berkeley (Gordon Hoople, Jim Cheng; Albert Pisano, UC San Diego)

Composition and Form: How Feedthrough Design Affects Package Hermeticity
Richard Share, Share Consulting, LLC

COFFEE BREAK IN FOYER: 9:25 AM - 10:00 AM

IMAPS Cafés sponsored by:
INVENSAS - IMAPS Cafe Sponsor

10:00 AM - 10:25 AM

Adhesion Enabling Technology for Reliable Metallization and Patterning of Glass Interposers
Sara Hunegnaw, Atotech USA Inc. (Lutz Brandt, Hailuo Fu, Zhiming Liu, Tafadzwa Magaya)

Thermal Management Solutions for Network File Server Used in Avionics Applications
Vicentiu Grosu, Teledyne Controls (Chris Lindgren, Tamas Vejsz, Teledyne Controls; Ya-Chi Chen, Avijit Bhunia, Teledyne Scientific)

Recent Technologies of Solder Resist Process of FCCSP for Advanced Interfacial Properties Between Chip and Substrate
SPEAKER CANCELLED ON OCTOBER 6
Changbo Lee, Samsung Electro-Mechanics (Myeong-ho Hong, Jeongho Yeo)

Analyses of PBGA Packaging Reliability under Strong Vibration
Yeong Kim, Inha University (Dosoon Hwang)

Design of a Miniaturized Vibrating Beam Power Converter
Thomas Marinis, Draper Laboratory (Joseph Soucy)

Nanofabricated Electronic Components
Carl Edwards, Space Micro Inc.

10:30 AM - 10:55 AM

Low Cost Glass Interposer Development
Yu-Hua Chen, Unimicron Technology Corp. (Shaun Hsu, Dyi-Chung Hu; Urmi Ray, Ravi Shenoy, Kwan-Yu Lai, Qualcomm Technologies, Inc.; Aric Shorey, Rachel Lu, Windsor Thomas III, Corning Inc.)

Air-Cooled Heat Exchanger for High-Temperature Power Electronics
Scot Waye, National Renewable Energy Laboratory (Jason Lustbader, Matthew Musselman, Charles King)

New Liquid Crystal Polymer Substrate for High Frequency Applications
Michael Zimmerman, iQLP (Meredith Dunbar, Deepukumar Nair, Keith Smith, Rich Wessel, Bill Scavuzzo)

Importance of Effective Root Cause Analysis of Failures in High Reliability Microelectronics Applications - Case Studies
Gwen Schulz, Honeywell

 

Large Form Factor Hybrid LGA Interconnects; Recent Applications and Technical Learning
John Torok, IBM Corporation (Brian Beaman, William Brodsky, Shawn Canfield, Jason Eagle, Mark Hoffmeyer, Theron Lewis, Yuet-Ying Yu)

11:00 AM - 11:25 AM

High Reliability and High Performance 30um Through-Package-Vias in Ultra-Thin Bare Glass Interposer
Venky Sundaram, Georgia Tech PRC (Jialing Tong, Kaya Demir, Timothy Huang, Rao Tummala; Aric Shorey, Scott Pollard, Corning, Inc.)

How Can Millions of Aligned Graphene Layers Cool High Power Microelectronics
Wei Fan, Momentive Performance Materials, Inc. (Liu Xiang, Aaron Rape)

Fast Etching of Microscale Structures by Bombardment with Electrosprayed Nanodroplets
Enric Grustan-Gutierrez, University of California, Irvine (Rafael Borrajo-Pelaez, Manuel Gamero-Castaño)

Characterization of Thermally Induced Stress in IC Packages Using PiFETs Over a Temperature Range of -180C to 80C
Francy Akkara, Auburn University (Uday Goteti Richard Jaeger Michael Hamilton Jeffrey Suhling)

 

High Temperature Resistant Interconnection by Using Nano Nickel Particles
Yasunori Tanaka, Waseda University / Tatsumi Lab. (Suguru Hashimoto, Tomonori Iizuka, Kohei Tatsumi, Norie Matsubara, Shinji Ishikawa, Masamoto Tanaka)

 

Exhibit Hall Open: 11:00 AM - 7:30 PM

 

11:30 AM - 12:15 PM | KEYNOTE:
High-end Packaging Development: Opportunities and not Challenges

As silicon scaling has reached an asymptote, Packaging is now the key driver for increasing System bandwidth and performance. With Big Data and Analytics driving business decisions, high-end mainframes form the backbone of complex Cloud-based data-centers. After tracing the history of high-end Packaging, this keynote address will describe the opportunities available at the package and System level to drive the next-generation compute models. Opportunities span new packaging form-factors, advanced materials and complex assembly processes. Underlying such development is a need for unified testing and modeling standards.

Keynote: Kamal Sikka

Dr. Kamal Sikka is the manager of the Systems Scaling unit process and materials development team at IBM Microelectronics, with responsibilities related to technology development for high-end 2D and 3D packaging. He obtained his PhD degree in Mechanical Engineering from Cornell University in 1997. Dr. Sikka has received several formal IBM awards, published over 30 technical papers and holds 27 patents.


12:15 PM - 1:30 PM: Lunch in Exhibit Hall
(Lunch Kiosks - Food not Provided by IMAPS)
 

 

 

Wednesday, October 15, 2014
GLOBAL BUSINESS COUNCIL (GBC) Keynote Luncheon & Market Forum on:
“The Future of Packaging: Mobile & Solar PV Markets”

Limited Seating - 100 Seats Available
(registration tickets under SESSIONS during online registration
- email blamm@imaps.org with questions)

12:15 PM: Lunch Begins

12:30 PM: Welcome, GBC Objectives and Agenda Review - Lee Smith, (UTAC) United Test & Assembly Center

12:40 PM - 1:10 PM:
The Future of Mobile Packaging and Integration Challenges
An exponential growth in the mobile phone, tablets and computing industry during the last decade has rapidly driven innovations in advanced packaging and integration. Smart integration at reasonable cost is a key to driving advanced functionality to mass market quickly. This has driven many new trends including architectural innovation for low power, technological innovations such as 2.5D, 3D as well as cost/price/manufacturing productivity innovations. Technology development challenges include tools, materials, infrastructure, reliability and many more. Several key challenges must be overcome before these integrations can be realized in a cost-effective manner. Current R&D and industry status will be presented, including technical, cost, business, standards and other factors important for rapid technology adoption.

Nick Yu, Vice President of Engineering, Qualcomm’s CDMA Technologies Division
Nick is currently responsible for setting Qualcomm’s semiconductor technology roadmaps including wafer fab process node, backend interconnect and packaging technologies. He manages engineering teams that are involved with our supply chain partners on execution of the technology roadmaps for Qualcomm’s chipset products. Nick has 18 years of experience with Qualcomm on low power wireless chipset and SoC development, including managing chipset design, advanced semiconductor technology, deep submicron circuit design and methodology development, advanced semiconductor R&D and packaging development. He is one of the architects of, and has participated in the definition and development of, many Qualcomm chipset products. Nick has an MSEE degree from Georgia Institute of Technology.

1:10 PM - 1:40 PM:
Future Solar PV Module Fabrication Challenges and Opportunities in Brazil
Brazil, a country that recently went from the 9th to the 6th largest economy in the world, with an impressive growth rate that weathered the global crisis, and with a projected need for at least another 10GW of electricity generation capacity in the next decade, currently only has on the order of 10MW of installed grid-connected solar. While there are several reasons for this, the landscape for acceptance of solar PV has recently begun to change. For a country that has been electrical energy independent based on renewables for decades, this is a natural evolutionary step.

From the installation of solar panels on World Cup stadiums, to solar specific energy auctions, to plans to make the 2016 Olympics in Rio the greenest in history, Brazil is heading to the forefront of the charge to implement solar energy on a scale that makes an impact on national energy generation. And this is occurring in one of the largest untapped solar markets in the world.

This talk will deal with the changes in the financial, regulatory and environmental conditions affecting the acceptance and growth of solar PV in Brazil’s energy matrix, focusing on the challenges and opportunities throughout the value chain in the industry and the market.

David Wolin, Director of Technology and Production, CSEM Brasil
David has been working on photovoltaic devices and systems for over 30 years in both major corporations and small enterprises. For the last seven years, he has been involved in bringing new solar photovoltaic technologies to Brazil, and in improving the business climate for their fabrication and installation in the country. Currently he is responsible for establishing the world’s largest OPV pilot production capability in Belo Horizonte, Minas Gerias, Brazil.

1:40 PM - 2:00 PM: Question & Answer Session and Closing Remarks
Moderated by Lee Smith, Chair

 

Wednesday, October 15 | 12:30pm - 2:00pm in the Exhibit Hall
Industry & Student/University Poster Session
Chair: Ben Decker, Northrop Grumman
One-on-One Interactive Forum. This is your chance for detailed interaction with student authors whose work is too good to miss.

Solution-Processed Metal Oxide Nanowire Mesh Electrodes for Efficient Solar Hydrogen Production from Water
Alireza Kargar, University of California, San Diego

Managing Voids in Adhesives for Medical Devices
Mary Ruales, Universidad del Turabo

Solar Tracking System
Nhat Vu, Temple University (Huan Le, Joan Delalic, Son Nguyen)

Power QFN Down Bond Area Delamination Mechanism Study
ZhiJie Wang, Freescale Semiconductor (China) Ltd. (Xu YanBo, ZongFei, J.Y. Niu, Hans Zhang)

Automatic Segmentation Method for Segmenting PBGA Package and PWB Regions during Warpage Measurement of Unpainted PWB Assembly
Sungbum Kang, Georgia Institute of Technology (I. Charles Ume)

Photopatternable Laminate BCB Dielectric
Corey O'Connor, Dow Electronic Materials (Robert Barr, Jeff Calvert, Mike Gallagher, Elissei Lagodkine, Joon Seok Oh, Andy Politis)

Custom Thickness Bare Die Availability of Any Product Through Device Extraction, Thinning, and UBM Pad Re-Conditioning
Erick Spory, Global Circuit Innovations, Inc.

TSV Etching Process for High Capacitor and TSV reliable integration
Takahide Murayama, ULVAC, Inc. (Toshiyuki Sakuishi, Yasuhiro Morikawa, Koukou Suu)

The Characteristics of Cu/Sn/Cu and Ni/Sn/Ni Sandwich Solder Systems for Gold-free Wafer Bonding Technology
Kunmo Chu, Samsung Advanced Institute of Technology (Junsik Hwang, Sunghee Lee, Changyoul Moon)

300mm Multiple Film Frame Horizontal Wafer Shipper(HWS) Systems - New Shipping Solution for 3DS-IC Thin Wafer Handling
Isao Takeuchi, ACHILLES USA, INC.

 


Schedule

INTERPOSERS & 3D PACKAGING

MODELING, DESIGN, & TEST

MATERIALS & PROCESSES

ADVANCED PACKAGING & ASSEMBLY

FUTURE OF PACKAGING

Wednesday, October 15, 2014

2:00 PM -
5:55 PM

Interposers/3D Integration - II
Chairs: John Hunt, ASE US Inc.; Andreas Håkansson, Fraunhofer IZM

Manufacturing technologies and methods used in the fabrication of 2.5D interposer and 3D silicon packaging

Testing Methods and Process
Chairs: Akhlaq Rahman, Thin Film Technology Corporation; Jim Will, Honeywell

Novel non-destructive characterization and product test screening techniques.

LTCC and Ceramic Substrate Technologies
Chairs: Daniel Krueger, Honeywell; Ken Peterson, Sandia National Labs.

This session explores the continuing innovation of processing, design, and application of ceramic and low temperature cofired ceramic (LTCC) packaging. Characterization of processes, new materials, design approaches, and novel device structures are explored. New advances in LTCC will be shared and of interest to designers, process engineers, and those interested in learning more about the application space of this technology.

Novel Wafer Finish Processes
Chairs: Ron Jensen, Honeywell; Rajiv Roy, Rudolph Technologies

Processes and technologies associated with wafer finish such as bumping and post-saw including novel technologies and approaches to thin-wafer handling.

Power Packaging
Chairs: Doug Hopkins, North Carolina State University; Fred Barlow, University of Idaho

This session presents zero stress die-attach for wide band gap semiconductor power devices, and interconnect and packaging techniques for system integration of high power assemblies. Additional topics will be covered such as capacitors, plast packages, SiC, multichip power module, and packaging development and construction for efficient extreme current power delivery.

2:00 PM - 2:25 PM

FEATURED SPEAKER
Cost Effective and High Performance 28nm FPGA with New Disruptive Silicon-Less Interconnect Technology (SLIT)
Woon-Seong Kwon, Xilinx Inc. (Suresh Ramalingam, Xin Wu, Liam Madden)

FEATURED SPEAKER
Magnetic Field Imaging for Non-Destructive 3D Package Fault Isolation
Jan Gaudestad, Neocera (David Vallett)

FEATURED SPEAKER
Determination of LTCC Shrinkage Variations from Tape Manufacturer to Consumer
James Kupferschmidt, Honeywell FM&T (Michael Girardi, Brent Duncan)

FEATURED SPEAKER
Advancements in Phenomenological Understanding of Thinning and Planarization Processes for TSV-Enabled 2.5-3D Device Fabrications
Frank Wei, DISCO Corporation

FEATURED SPEAKER
Lowering the Cost of Packaging for Wide Band Gap Power Devices
Chad O'Neal, Arkansas Power Electronics International (Richard Lollar, Brandon Passmore)

2:30 PM - 2:55 PM

Assembly and Scaling Challenges for 2.5D IC
Liang Wang, Invensas Corporation (Charles Woychik, Guilian Gao, Scott McGrath, Hong Shen, Andrew Cao, Helen Katske, Ellis Chau, Sitaram Arkalgud, Eric Tosaya)

SEM-based X-Ray Tomography of Sub-Micrometer Defects in 3D Integration
David Laloum, CEA Leti (Frederic Lorut, Guillaume Audoit, Pierre Bleuet)

Improved Fabrication of Micro Channels in LTCC Circuitry and MEMS using QPAC Polyalkylene Carbonates as a Sacrificial Structure
Peter Ferraro, Empower Materials (Sugianto Hanggodo)

IMS (Injection Molded Solder) Technology with Liquid Photoresist for Ultra Fine Pitch Bumping
Toyohiro Aoki, IBM Japan, Ltd. (Kazushige Toriyama, Hiroyuki Mori, Yasumitsu Orii, Jae-woong Nah; Seiichirou Takahashi, Jun Mukawa, Kouichi Hasegawa, Shiro Kusumoto, Katsumi Inomata, JSR Corporation)

DBC Switch Module for Management of Temperature and Noise in 220-W/in3 Power Assembly
Woochan Kim, Virginia Tech (Jongwon Shin, Khai D. T. Ngo)

3:00 PM - 3:25 PM

Development of 3D System in Package with TSV Technology
Shota Miki, Shinko Electric Industries Co., Ltd. (Sumihiro Ichikawa, Masaki Sanada, Takaharu Yamano)

Perfect Edge 3D™: Enabling Root-Cause Failure Analysis
Suzanne Costello, MCS Ltd (Stewart McCracken)

Laser Ablation of Thin Films on LTCC
Michael Girardi, Honeywell FM&T (Ken Peterson, Paul Vianco)

High Value Thin Wafer Support Technology for 3DIC
John Moore, Daetec, LLC (J. Pettit, A. Law, A. Brewer)

The Design and Development of a 15 kV SiC Half-Bridge Multi-Chip Power Module for Medium Voltage Applications
Zach Cole, Arkansas Power Electronics International (Jennifer Stabach, Greg Falling, Peter Killeen, Ty McNutt, Brandon Passmore)

COFFEE BREAK IN EXHIBIT HALL: 3:25 PM - 4:00 PM

IMAPS Cafés sponsored by:
INVENSAS - IMAPS Cafe Sponsor

4:00 PM - 4:25 PM

An Integrated FDC-centric Approach for Process Engineering in BEOL for Advanced Packaging - A Case Study in Die Singulation Process Optimization
Richard Beaver, Rudolph Technologies, Inc. (Frank Wei, DISCO Corporation)

Failure Analysis of Discolored ENIG Pads in the Manufacturing Environment
Monika Marciniak, Crane Aerospace and Electronics (Michael Meagher)

Reliability of LTCC using Electroless Nickel Immersion Gold (ENIG) Plating Technology
Allan Beikmohamadi, DuPont Electronics & Communications/MCM (Patricia Graddy)

A Novel Thin Wafer Handling Technology to Enable Cost Effective Fabrication for Through Glass Via Interposer
Alvin Lee, Brewer Science, Inc. (Jay Su, Kim Arnold, Dongshun Bai; Bor Kai Wang, Leon Tsai, Aric Shorey, Corning Advanced Technology Center/ Corning Inc.; Wen-Wei Shen, Chun-Hsien Chien, Hsiang-Hung Chang, Jen-Chun Wang, EOL / ITRI)

Sandwich Structured Power Module for High Temperature SiC Power Semiconductor Devices
Takeshi Anzai, R&D Partnership for Future Power Electronics Technology (Hiroshi Sato, Yoshinori Murakami, Shinji Sato, Hidekazu Tanisawa, Kohei Hiyama, Fumiki Kato, Hiroki Takahashi)

4:30 PM - 4:55 PM

A Small Feature-Sized Organic interposer for 2.1D Packaging Solutions
Kyungseob Oh, Samsung Electromechanics Co, Ltd (Christian Romero, Jeongho Lee, Mijin Park, Seonhee Moon, Kyoungmoo Harr, Youngdo Kweon)

Comparison of Aluminum Electrolytic Capacitor Lifetimes Using Accelerated Life Testing
Steph Gulbrandsen, DfR Solutions (Joelle Arnold, Nick Kirsch, Greg Caswell)

Thermal design and characterization of a LTCC based reconfigurable switch matrix for satellite communications
Saqib Kaleem, Ilmenau University of Technology (Sven Rentsch, Dirk Stöpel, Jens Müller, and Matthias Hein)

Hermetic Electrical Feedthroughs Based on the Diffusion of Platinum into Silicon
Linda Rudmann, Laboratory for Biomedical Microtechnology, BrainLinks-BrainTools Cluster of Excellence (ExC1086) (Juan S. Ordonez, Hans Zappe, Thomas Stieglitz)

Interconnect and Packaging Techniques for System Integration of High Power Assemblies that Improve Assembly Efficiency and Design Flexibility
Joseph Lynch, Interplex Industries (Richard Schneider)

5:00 PM - 5:25 PM

Optical Characterization and Defect Inspection for 3D Stacked IC Technology
Jean-Philippe Piel, FOGALE Nanotech (Gilles Fresquet)

 

Improving Copper-Ceramic Bonding through Interface Engineering
Lim Ju Dy, Nanyang Technological University (Chen Zhong, Daniel Rhee Min Whoo, Leong Kam Chew)

Cost Comparison of Temporary Bond and Debond Methods For Thin Wafer Handling
Amy Palesko, SavanSys Solutions, LLC (Chet Palesko)

Extreme Power Considerations for High Performance Computing
How Lin, i3 Electronics (Ed Tasillo, Subahu Desai)

5:30 PM - 5:55 PM

Cost and Yield Comparison of Wafer-to-Wafer, Die-to-Wafer, and Die-to-Die Bonding
Chet Palesko, SavanSys Solutions, LLC (Amy Palesko)

 

Zero Meta-material Ferroelectric Phase Shifter Embedded Within LTCC
Hossam Tork, University of Idaho (Aicha Elshabini, Fred Barlow)

The Growing Role of More-than-Moore Technologies in Advanced Packaging
Dave Anderson, Novati Technologies

Zero Stress Die-Attach for Wide Band Gap Semiconductor Power Devices
Katsuaki Suganuma, ISIR, Osaka University (Jiu Jinting, Syunsuke Koga, Tohru Sugahara, Semin Park, Sungwon Park, Cholmin Oh, Shijo Nagao)

EXHIBIT HALL RECEPTION: 6:00 PM - 7:30 PM
Sponsored by IMAPS Angel, Orange & San Diego Chapters - Announcing SOCAL 2015!

The exhibit closes with some fun! Join the Exhibit Reception and Happy Hour Wednesday, 6-7:30pm: sponsored by SOCAL 2015! Featuring Mexican Food & Southern California Microbrewery Beer Tasting and California Wine Tasting! Sponsored by the IMAPS San Diego, Angel and Orange Chapters as they announce SOCAL 2015 – the return of the largest regional microelectronics one day conference in Southern California! Stop by to hear more about this great opportunity for you, your company and our industry!

Visit the SOCAL desk during the reception, and drop a business card to be entered to wine a great California Wine:

Trio of delicious reds from Temecula wine country:
2009 Callaway Sangiovese - Winemakers Reserve. Bold, fruity, yet light. Great with salmon
2010 Chapin Zinfandel - A full bodied red aged in Appalachia Mountian Oak barrels. Complex with hints of berries, butterscotch, vanilla, and clove.
2011 Keyways Mataro - Spanish version of a French Mourvedre. Assertive red. Juicy and spicy. Hints of coffee, chocolate, and leather. Good with red meats and other spicy fare.

 

 


Thursday, October 16, 2014

Professional Development Courses (PDCs)
8:00 AM - 12:00PM


Schedule

Future of Packaging Keynotes & Panel Discussion

Thursday, October 16, 2014

8:00 AM -
12:00 PM

An entire morning of the conference dedicated to the
FUTURE OF PACKAGING...

KEYNOTE PRESENTATIONS:

8:00 AM - 8:45 AM
Advanced Integration and Packaging Technologies for Miniaturization of Medical Devices

Thanks to the introduction on the market of its revolutionary Silicon capacitor technology, Ipdia has been involved since its creation into many projects related to miniature medical devices, especially minimally invasive implantable devices.

This presentation will also briefly deal with advanced IC technologies but the emphasis will be put on other and complementary technologies such as Advanced Packaging and integration of new functions like passive components into semiconductor based technologies. It will show how these new technologies can help significantly reduce the volume of components and the devices which are using them.

Considerations on performances and reliability will be shared during this presentation: in particular the combination of low consumption (thanks to low leakage), stability and reliability. The semiconductor industry has been working now for years with reliable predictive models. We will show how these models can be used to select components, thanks to the fact that the real behavior of components and devices follows quite well the physics.

Finally, several relevant and illustrative examples of devices will be presented to conclude the presentation: heart, brain, nerves, eyes, ears...almost every part of the human body will be illustrated.

Keynote: Franck Murray

Franck Murray is presently the CEO of IPDIA, a company that he started in June 2009. IPDIA is developing, manufacturing and selling Integrated Passive Devices.IPDIA is generating 20+ M$ of sales (with a yearly growth above 50%) and has 120 employees. Since its start, IPDIA has a worldwide commercial presence and sells 90% outside Europe.

Franck got his Engineer Degree from Ecole Centrale de Paris in 1984 and an MBA at ESSEC (Paris) in 2003. He has also a PhD in Physics.

After his PhD, his first experience was with Philips in the development of LEDs. This first experience led him to create a start up in Material Analysis and then move to a position of CTO of a start up in the field of optical disk. He came back to Philips in 1996 (becoming NXP in 2006) to occupy various positions in Operations in Semiconductors Wafer Fab. He moved to Corporate Innovation and R&D in 2000 with the assignment to develop new technologies and design tools and find new ways to miniaturize electronic devices. He also occupied several technology related corporate positions. This led to the creation of advanced and original technologies to integrate passives devices into Silicon wafers. All this work has constituted the roots of today’s IPDiA technologies.

8:45 AM - 9:30 AM
Packaging Challenges for Wearable Devices

Wearable electronics is the next logical stage of computing from the current mobile one represented by phones and tablets. Wearable version is not merely a shrinking of current mobile devices, but also reimagining everything from fundamental use cases to user interactions. It would not be sufficient to make miniature phones on wrists or video projectors around heads and consider them the sum of wearable devices. With the intimate nature that is implied by wearable electronics, a complete rethinking on utility, ubiquity, and user behavior is needed. This covers many broad features such as health, identity, presence, notifications, etc.

To deliver the full wearable computing experience with new and tailored features, the hardware has to adapt significantly to be compatible with an individual’s lifestyle. This means the wearable devices have to be small and light (miniaturized and low power electronics), rugged (water resistant and long lasting cosmetics), biocompatible (non-allergic and easily cleanable), possess intuitive user interface (control and feedback) and be stylish (unique and personal). This drives the whole product design, from chip packaging to system assembly.

The microelectronics packaging challenges for wearable devices are different from mobile devices in terms of components, performance, and reliability. The expected components include multiple sensor chips and their signal collectors such as windows, electrodes, etc., besides conventional digital and analog components. Due to extreme size and power limitations, packaging needs to be tuned to intelligent switching off and duty-cycling various sub-systems. This indicates that the packaging has to be done along with the device mechanical and cosmetic design to realize the functionality while meeting industrial design requirements. Reducing this integrated approach back to component level for defining the reliability tests becomes a challenge. Other aspects of product development such as test, yield, automation, and second sourcing also need to be developed. In conclusion, wearable devices provide unique opportunities and challenges to microelectronics packaging, and could potentially lead to new packaging, test and reliability standards.

Keynote: Ilyas Mohammed

Ilyas Mohammed is a Senior Director of Wearable Products Design and Development at Jawbone. His team works on the wearable products such as the UP band that focus on health. He has done R&D work in the microelectronics packaging industry for 15 years. He has dozens of published papers and more than 50 issued US patents. He obtained his Ph.D. from The University of Texas at Austin and B.Tech. from the Indian Institute of Technology, Madras, India.

9:30 AM - 10:15 AM
Stacked 3D Memory Technology - Challenges And Opportunities

Stacked 3D Memory Technology-Challenges and Opportunity The appetite for higher bandwidth and lower power are driving technologists and system architects to reconsider how processors and memory can work more efficiently and with improved proximity.

Hybrid Memory Cube (HMC) is a new memory architecture that enables significantly higher performance and lower energy per bit. HMC incorporates 3D Silicon integration with a stacked memory and controller in a single package incorporating heterogeneous multi die stacking with Through Silicon Vias.

Enabling this technology has required innovation and integration and solving several technical challenges. In this talk key enabling technologies and their challenges will be discussed.

The new 3D Memories such as Hybrid Memory Cube, Wide I/O 2, and High Bandwidth Memory provide opportunities for innovation in wafer and package technology for the future.

Keynote: Kunal Parekh

Kunal Parekh started his career at Micron R&D in 1990. Over the past two decades, he has had positions of increasing responsibility, leading DRAM R&D Process Integration teams including the definition of advanced DRAM nodes, development and integration of FEOL, CMOS, BEOL and TSV. From 2011 to 2013, Kunal has successfully lead the development, qualification, yield ramp and production of 45nm 300mm Phase Change Memory (PCM). Currently Kunal leads the Advanced Packaging R&D group at Micron. Kunal has authored over 160 US patents and has served on the Symposium on VLSI Technology’s Technical committee.



10:15 AM - 10:30 AM: Coffee Break In Foyer
IMAPS Cafés sponsored by:
INVENSAS - IMAPS Cafe Sponsor


10:30 AM - 12:00 PM
FUTURE OF PACKAGING
PANEL DISCUSSION


Moderator: Subramanian “Subu” Iyer, IBM Fellow, Microelectronics Division, IBM Systems & Technology Group

Silicon is often credited with starting the modern electronics and IT age with the invention of the transistor and its subsequent miniaturization, but we often forget that packaging allowed these devices to be interconnected and actually become useful. With the relentless scaling of the transistor, on-chip interconnections took front stage and the System-on-Chip era took over and for most part packaging took back stage with the primary focus on cost reduction. In fact key pitches in the packaging and board areas have scaled only modestly by a factor 3-4 during the period that silicon features have scaled by over a factor of 1000.

However, with silicon scaling sputtering to a halt, is this image of packaging as Silicon’s poor cousin poised for a big change? How will packaging pick up the slack? Will packaging executives seize the opportunity and begin this transformation by investing along the same lines as silicon has been. Or will Silicon foundries expand into adjacent spaces and make the whole argument moot? How will packaging uniquely add to new value to the new trends such as the Internet of things, medical electronics, wearable electronics, transportation electronics, lighting and such? Or is the premise that packaging in the last several years has been stagnant not quite true?

This panel, made up of industry and academic stalwarts in the field, and moderated by Subu Iyer, IBM Fellow and Director of System Scale Integration at IBM, will debate these issues. How does packaging need to change to enable the next revolution in electronics, and how do we think it will change our lives and the way we do things. Will we willingly embrace and lead this change? Will we invest in our future or is it better for foundries with their larger capital budgets, to take over relevant packaging functions and make these changes happen?


PANELISTS:

Panel: Steve Bezuk

Dr. Steve Bezuk is Senior Director of IC Package Engineering at Qualcomm. Steve’s group is responsible for current and future generations of packaging technologies for all of Qualcomm’s wireless applications. Prior to joining Qualcomm Steve was with Kyocera, Unisys, Sperry-Univac and RCA’s Sarnoff Research Center. Steve has worked and managed groups in a variety of areas, including of amorphous silicon research, CMOS, Bipolar and GaAs IC process development, Laser enhanced materials processing, and wirebond, TAB, Flip Chip, MEMS, and TSV packaging. Steve is also very active in the IEEE CPMT and is their current VP of Technology.

Steve is also active with the ECTC Conference for the society and was the General Chair for the 2004 ECTC conference and is the Current Publications Chair.

Steve has a B.S. in Chemistry from the University of Pittsburgh and a Ph.D. in Chemistry from the University of Minnesota.

Panel: Ilyas Mohammed

Ilyas Mohammed is a Senior Director of Wearable Products Design and Development at Jawbone. His team works on the wearable products such as the UP band that focus on health. He has done R&D work in the microelectronics packaging industry for 15 years. He has dozens of published papers and more than 50 issued US patents. He obtained his Ph.D. from The University of Texas at Austin and B.Tech. from the Indian Institute of Technology, Madras, India.

Panel: Franck Murray

Franck Murray is presently the CEO of IPDIA, a company that he started in June 2009. IPDIA is developing, manufacturing and selling Integrated Passive Devices.IPDIA is generating 20+ M$ of sales (with a yearly growth above 50%) and has 120 employees. Since its start, IPDIA has a worldwide commercial presence and sells 90% outside Europe.

Franck got his Engineer Degree from Ecole Centrale de Paris in 1984 and an MBA at ESSEC (Paris) in 2003. He has also a PhD in Physics.

After his PhD, his first experience was with Philips in the development of LEDs. This first experience led him to create a start up in Material Analysis and then move to a position of CTO of a start up in the field of optical disk. He came back to Philips in 1996 (becoming NXP in 2006) to occupy various positions in Operations in Semiconductors Wafer Fab. He moved to Corporate Innovation and R&D in 2000 with the assignment to develop new technologies and design tools and find new ways to miniaturize electronic devices. He also occupied several technology related corporate positions. This led to the creation of advanced and original technologies to integrate passives devices into Silicon wafers. All this work has constituted the roots of today’s IPDiA technologies.

Panel: Kunal Parekh

Kunal Parekh started his career at Micron R&D in 1990. Over the past two decades, he has had positions of increasing responsibility, leading DRAM R&D Process Integration teams including the definition of advanced DRAM nodes, development and integration of FEOL, CMOS, BEOL and TSV. From 2011 to 2013, Kunal has successfully lead the development, qualification, yield ramp and production of 45nm 300mm Phase Change Memory (PCM). Currently Kunal leads the Advanced Packaging R&D group at Micron. Kunal has authored over 160 US patents and has served on the Symposium on VLSI Technology’s Technical committee.

Panel: Bharath Rangarajan

Bharath Rangarajan is the President of Advanced Nanotechnology Solutions Inc. (ANS Inc). With over 20 years of experience in the semiconductor space, and having held senior management positions at AMD, Bharath is one of the leading strategists in the technology sector, with a strong background and experience in technology, manufacturing, marketing, strategy and business development. Bharath has been responsible for creating and executing some game-changing moves including large acquisitions and divestitures that enabled AMD's transformation into technology-leader and volume microprocessor solutions provider. These moves include the spin off of AMD's memory business into Spansion, the antitrust litigation and settlement with Intel, and the acquisition of ATI.

His strategies and transactions enabled the creation of GLOBALFOUNDRIES (GF), a powerhouse in the capital-intensive semiconductor-manufacturing segment, right in the middle of the financial crisis. This strategy fundamentally changed AMD, dramatically improved its free cash flow and shored up the balance sheet. As part of this transaction, GF built a state of the art fab in Malta, NY. A visionary, with a strong sense for business fundamentals, Bharath's passion is to create value through growth. Bharath is a strong believer in differentiation and innovation and is passionate about bringing jobs to the US.

Bharath holds bachelor's degree in Chemical Engineering from the Indian Institute of Technology at Delhi, a doctorate in Chemical Engineering from Michigan State University, and an MBA from the University of California at Berkeley.

Panel: Rao Tummala

Prof. Rao Tummala is a Distinguished and Endowed Chair Professor, and Founding Director of NSF ERC at Georgia Tech, pioneering Moore's Law for System Integration. Prior to joining Georgia Tech, he was an IBM Fellow, pioneering the first plasma display and multichip electronics for mainframes and servers.

He has received many industry, academic and professional society awards including Industry Week's award for improving U.S. competitiveness, IEEE's David Sarnoff, IMAPS' Dan Hughes, Engineering Materials from ASM, Total Excellence in Manufacturing from SME. He received Distinguished Alumni Awards from University of Illinois, Indian Institute of Science and Georgia Tech. In 2011, Prof. Tummala received the Technovisionary Award from Indian Semiconductor Association and IEEE Field Award for contributions in electronics systems integration, and cross-disciplinary education. He received his BS from Indian Institute of Science, and Ph.D. from University of Illinois.

Prof. Tummala has published about 500 technical papers, holds 74 patents and inventions; authored the first modern Microelectronics Packaging Handbook, the first undergrad textbook Fundamentals of Microsystems Packaging, and the first book introducing the System-On-Package technology. He is a Fellow of IEEE, a member of National Academy of Engineering as well as past President of IEEE-CPMT and the IMAPS Societies.

 

12:00 PM - 1:00 PM: Lunch Break (Attendees on their own for lunch) 

 

Schedule

INTERPOSERS & 3D PACKAGING

MODELING, DESIGN, & TEST

MATERIALS & PROCESSES

ADVANCED PACKAGING & ASSEMBLY

FUTURE OF PACKAGING

Thursday, October 16, 2014

1:00 PM -
4:10 PM

Advanced Interconnect Innovations
Chairs: Josh Luff, Honeywell; Syed Sajid Ahmad, Center for Nanoscale Science and Engineering, NDSU

This session will explore applications and processes for integration and interconnect technologies.

RF, MM/Microwave Applications
Chairs: Ken Kuang, Torrey Hills Tech; Hassan Hashemi, Atmel Corp.

RF and microwave applications present complex packaging challenges driven by tight electrical design and process challenges. Demanding mechanical reliability requirements determined by end application place further constraints on cost-size-reliable-and repeatable interconnect and packaging solutions for this class of products. This session brings together a wide range of papers on various microwave application including packaging for automotive, MM wave antenna, passive integration, and cooling ideas for III-V material used in such applications.

Bonding Materials and Processes
Chairs: Maria Durham, Indium Corp.; Ganesh Krishnan, Formfactor Inc.; Li Jiang, Texas Instruments

Bonding materials and processes for TSV and wirebonding.

Photonic Packaging
Chairs: John Mazurowski, Penn State Electro-Optics Center; Vivek Raghunathan, Intel Corporation

Photonics Packaging encompasses all aspects of packaging but also light manipulation at the device-package coupling interface and inside the package. The photons in this case can either act as data transmitters in case of optical computation and communication (e.g. Fiber optic cables, optical filters, optical waveguides, optical modulators) or as optical power source in case of lasers, LEDs etc.

Printed Electronics & Additive Manufacturing
Chairs: Mike Newton, Newton Cyberfacturing; Samson Shahbazi, Heraeus Electronic Materials Division

This session is focused on 2D and 3D digital manufacturing, printed electronics and additive manufacturing as an emerging electronic packaging technology. Presentations are on the latest materials, process, design & emerging applications of printed electronics and printed circuit structural technology.

1:00 PM - 1:25 PM

FEATURED SPEAKER
PMV (Plating Mold Via) Interconnection Development in SiP Molded PKG Module
DoJae Yoo, Samsung Electro Mechanics. Co

FEATURED SPEAKER
A New Approach for Reliable and Compact 3D Integration of mmW Transceivers on Silicon Using High-Impedance Surface Antennas
Ossama El Bouayadi, CEA-LETI (Yann Lamy, Laurent Dussopt)

FEATURED SPEAKER
Partitioning Responses of a Thermoplastic Temporary Bonding Material in a Thermal Compression Bonder
Molly Hladik, Juni Myers, Brewer Science, Inc.

FEATURED SPEAKER
Photonic Interconnects for Data Centers
Andreas Håkansson, Tolga Tekin, Fraunhofer IZM (Nikos Pleros, CERTH/ITI; Dimitris Apostolopoulos, National Technical University of Athens)

FEATURED SPEAKER
p3D Micro Dispensing & Photonic Curing of Silver Nanoparticle Inks on Low Thermal Stability Molded Plastic Parts
Michael Mastropietro, Novacentrix (Ken Church, Xudong Chen, Vahid Akhavan, Ian Rawson)

1:30 PM - 1:55 PM

Design and Direct Assembly of 2.5D/3D Rigid Silicon Interposer on PCB
Farhang Yazdani, BroadPak Corporation

Substrate-Integrated Divider Networks in LTCC with Optimized Tolerance / Isolation Properties for Ka-band Satellite Systems
Tobias Klein, IMST GmbH (Peter Uhlig, Carsten Günner, Reinhard Kulke)

Microstructural investigations of aluminum and copper wire bonds
Florian Eacock, University of Paderborn (Thomas Niendorf, Simon Althoff, Mirko Schaper; Karsten Guth, Infineon Technologies)

A Decade of High Accuracy Die Attach Equipment and Process Developments (Addressing Photonics Device Packaging Challenges)
David Halk, AMICRA Microtechnologies Inc.

Investigation of Rapid-Prototyping Methods for 3D Printed Power Electronic Module Development
Haotao Ke, North Carolina State University (Adam Morgan, Ronald Aman, Douglas Hopkins)

2:00 PM - 2:25 PM

Development of Stress Compensation Layer for Thin Pixel Modules 3D Assembly
Gabriel Pares, CEA-Leti (T. McMullen, S. Tomé, L. Vignoud, R. Bates, C. Buttar)

Qualification of Automotive RF-IC Packagess
Mumtaz Bora, Peregrine Semiconductor

Reliability Study of Silver, Copper and Gold Wire Bonding on IC Device
Jun Lu, Hongtao Gao, Alpha & Omega Semiconductor Co., Ltd (Jun Lu, Richard Lu, Wei Xin, Xiaojing Xu)

SHORT TUTORIAL: Photonic Packaging is Here
John Mazurowski, Penn State Electro-Optics Center

[Replaces cancelled presentation by: Gunwoo Kim, University of California, Irvine (Yu-Chou Shih, Frank Shi)]

Direct Write Electronics - Thick Films on LTCC
Tim Eastman, Honeywell FM&T (Adam Cook)

 

COFFEE BREAK IN FOYER: 2:25 PM - 2:45 PM

IMAPS Cafés sponsored by:
INVENSAS - IMAPS Cafe Sponsor

2:45 PM - 3:10 PM

Short Loop Electrical and Reliability Learning for TSV-Mid Wafer Front-Side Processes
Brian Sapp, SEMATECH (Tyler Barbera, Kai-Hung Yu, Shan Hu, Akira Fujita, Fred Wafula, Gyanaranjan Pattanaik, Alison Gracias, Victor Vartanian, Steve Olson, Larry Smith, Jack Enloe, Gert Leusink, Kenneth Matthews, Kaoru Maekawa, Klaus Hummler)

Capacitive-Based, Closed-Loop Frequency Control of Substrate-Integrated Cavity Tunable Filters
Shahrokh Saeedi, University of Oklahoma (William Wilson, Tyler Ashley, Hjalti Sigmarsson)

Analysis Method of Tool Topography Change and Identification of Wear Indicators for Heavy Copper Wire Wedge Bonding
Paul Eichwald, University of Paderborn (Walter Sextro, Simon Althoff, Florian Eacock, Andreas Unger, Karsten Guth)

Silver Plating for LED Applications Technology, Processes and Production Experience
Steven Burling, Metalor Technologies (UK) Ltd (Gary Nicholls, Metalor USA; Peter Christensen, Metalor Technologies, China; Sadayuki Nagatomo, Kazuhiko Shiokawa, Metalor Technologies, Japan)

Measurement of Electrical Resistivity of Direct Digital Printed Conductive Traces Using Near-Field Microwave Microscopy
Maria Cordoba-Erazo, University of South Florida (Eduardo Rojas-Nastrucci, Thomas Weller)

3:15 PM - 3:40 PM

A Case Study of the Reliability of Copper Bond Wires In Plastic Encapsulated Integrated Circuits
Ken Turner, Hi-Rel Laboratories

Influence of Fabrication Process Parameters and Material Properties on Process Yield Performance of RF and Microwave Thin Film Based Termination Resistor
Akhlaq Rahman, Thin Film Technology Corporation (Mike Howieson)

 

Silver Paste with Nano-sized Glass Frits for Silicon Solar Cells
Yu-Chou Shih, University of California, Irvine (Yue Shao, Yeong-Her Lin, Frank Shi)

Advanced Process Technology for 3D and 2.5D Applications
Doug Shelton, Canon U.S.A., Inc.

3:45 PM - 4:10 PM

 

Benefits of Transmission Line Metal-Insulator-Metal Capacitors in Mass Production of RF Circuits
Cenk Atalan, ASELSAN A.S.

 

High-brightness LEDs of big chip size on multi-layer interconnects with optimized thermal dissipation and optical performance
Liang Wang, Invensas Corporation (Gabe Guevara, Grant Villavicencio, Roseann Alatorre, Hala Shaba, Rey Co, Ellis Chau, Eric Tosaya)

 

 

.

 


PREMIER Sponsors:

   Platinum Premier Sponsor:

   Gold Premier Sponsor:
   Silver Premier Sponsor:
Natel - Premier Sponsor, Platinum
Heraeus Materials Technology - Premier Sponsor, Gold
Metalor - Premier Sponsor, Silver
CORPORATE Sponsors:
Honeywell - Student Programs Sponsor
available
Event Sponsors:

Logo Bags, Final Program, Internet Cafe and Convention Hall Signs:
Natel - Premier Sponsor, Platinum

Logo Bags, Final Program, International Reception, and Note Pads/Pens for Technical Sessions:
Heraeus Materials Technology - Premier Sponsor, Gold
Logo Bags, Final Program, and Lanyards :
Metalor - Premier Sponsor, Silver
Conference Proceeding USB Drives:
Indium Corp - Keynote Presentations Sponsor

IMAPS Cafe - Refreshment Breaks:
Invensas: IMAPS Cafe Refreshment Breaks Sponsor

Student Programs & Keynotes Sponsor:

Honeywell - Student Programs Sponsor


Dessert "Happy Hour" Sponsor:
Palomar Technologies: Dessert "Happy Hour" Sponsor
Bag Insert:
Plasma Therm: Bag Insert Sponsor
Bag Insert:

Credence Engineering: Bag Insert Sponsor
Bag Insert:
SEKISUI America Corp.: Bag Insert Sponsor
   
Golf Sponsors
Golf Hole:
Technic - Golf Hole Sponsor
Golf Hole:
Golf Hole Sponsor: Coining Inc/Ametek
Golf Hole:
Golf Hole Sponsor: AGC Electronics America
Golf Hole:
Golf Hole Sponsor: Quik-Pak
Golf Hole:
Hole Sponsor: NAMICS
golf holes still available
   
Media Sponsors
Media Sponsor: MEMS Journal
Media Sponsor: US Tech
Media Sponsor: Chip Scale Review
Media Sponsor: MEPTEC
Media Sponsor: Webcom - Antenna Systems & Technology
Media Sponsor: Webcom - Electronics Protection
Media Sponsor: Webcom - Thermal News
Media Sponsor: Semiconductor Packaging News
3D Incites - Media Sponsor
Solid State Technology - Media Sponsor
   

 




CORPORATE PREMIER MEMBERS
  • Amkor
  • ASE
  • Canon
  • EMD Performance Materials
  • Honeywell
  • Indium
  • Kester
  • Kyocera America
  • Master Bond
  • Micro Systems Technologies
  • MRSI
  • NGK NTK
  • Palomar
  • Plexus
  • Promex
  • Qualcomm
  • Quik-Pak
  • Raytheon
  • Specialty Coating Systems